|
AFHBA404
AFHBA404 connects ACQ2106 to PCI-Express
|
Go to the source code of this file.
Macros | |
| #define | PCI_VENDOR_ID_XILINX 0x10ee |
| #define | PCI_DEVICE_ID_XILINX_PCIE 0x0007 |
| #define | PCI_DEVICE_ID_DTACQ_PCIE 0xadc1 |
| #define | PCI_SUBVID_DTACQ 0xd1ac |
| #define | PCI_SUBDID_FHBA_2G 0x4100 |
| #define | PCI_SUBDID_FHBA_4G_OLD 0x4101 |
| #define | PCI_SUBDID_FHBA_4G 0x4102 |
| #define | PCI_SUBDID_FHBA_4G2 0x4103 |
| #define | PCI_SUBDID_FHBA_4G4 0x4104 /* AFHBA404 */ |
| #define | PCI_SUBDID_HBA_KMCU 0x4105 /* KMCU #1 Z7035 using one lane of 4 */ |
| #define | PCI_SUBDID_HBA_KMCU2 0x4106 /* KMCU #2 Z7030 single lane */ |
| #define | PCI_SUBDID_CPSC 0x4110 |
| #define | PCI_SUBDID_RTMT_AO 0x4080 |
| #define PCI_DEVICE_ID_DTACQ_PCIE 0xadc1 |
Definition at line 15 of file d-tacq_pci_id.h.
| #define PCI_DEVICE_ID_XILINX_PCIE 0x0007 |
Definition at line 13 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_CPSC 0x4110 |
Definition at line 26 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_FHBA_2G 0x4100 |
Definition at line 18 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_FHBA_4G 0x4102 |
Definition at line 20 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_FHBA_4G2 0x4103 |
Definition at line 21 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_FHBA_4G4 0x4104 /* AFHBA404 */ |
Definition at line 22 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_FHBA_4G_OLD 0x4101 |
Definition at line 19 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_HBA_KMCU 0x4105 /* KMCU #1 Z7035 using one lane of 4 */ |
Definition at line 23 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_HBA_KMCU2 0x4106 /* KMCU #2 Z7030 single lane */ |
Definition at line 24 of file d-tacq_pci_id.h.
| #define PCI_SUBDID_RTMT_AO 0x4080 |
Definition at line 27 of file d-tacq_pci_id.h.
| #define PCI_SUBVID_DTACQ 0xd1ac |
Definition at line 17 of file d-tacq_pci_id.h.
| #define PCI_VENDOR_ID_XILINX 0x10ee |
Definition at line 12 of file d-tacq_pci_id.h.
1.8.18